

332

Advanced Computer Architecture

Chapter 1.4

The stored program concept and the Turing Tax


October 2023
Paul H J Kelly

These lecture notes are partly based on the course text, Hennessy and Patterson's *Computer Architecture, a quantitative approach (6th ed)*, and on the lecture slides of David Patterson's Berkeley course (CS252)

Course materials online on


<https://scientia.doc.ic.ac.uk/2223/modules/60001/materials> and
<https://www.doc.ic.ac.uk/~phjk/AdvancedCompArchitecture/aca20/>

J Presper Eckert (1919-1995)



Co-inventor of, and chief engineer on, the ENIAC, arguably the first general-purpose computer (first operational Feb 14th 1946)

27 tonnes, 150KW, 5000 cycles/sec




J.G. Brainerd & T.K. Sharpless. "The ENIAC." pp 163-172 Electrical Engineering, Feb 1948.

See also Eckert himself, <https://www.youtube.com/watch?v=G8R6ll54R20>,

a google talk by Brian L Stuart on how it actually worked, <https://www.youtube.com/watch?v=c-5n514wOig>


and https://www.researchgate.net/profile/Edward_Davidson/publication/2985546_Introduction_to_The_ENIAC/links/56ec23b808aefd0fc1c7266f/introduction-to-The-ENIAC.pdf

ENIAC: “setting up the machine”




ENIAC was designed to be set up manually by plugging arithmetic units together (reconfigurable logic)

- You could plug together quite complex configurations
- **Parallel** - with multiple units working at the same time



Gloria Gorden and Ester Gerston: programmers on ENIAC



Jean Jennings (left), Marlyn Wescoff (center), and Ruth Lichterman program ENIAC


<https://imgur.com/gallery/nh38c> and <http://fortune.com/2014/09/18/walter-isacson-the-women-of-eniac/>

A PARALLEL CHANNEL COMPUTING MACHINE

Lecture by
J. P. Eckert, Jr.
Electronic Control Company

... Again I wish to reiterate the point that all the arguments for parallel operation are only valid provided one applies them to the steps which the built in or wired in programming of the machine operates. Any steps which are programmed by the operator, who sets up the machine, should be set up only in a serial fashion. It has been shown over and over again that any departure from this procedure results in a system which is much too complicated to use.

ENIAC: “setting up the machine”



- The “big idea”: stored-program mode -
 - Plug the units together to build a machine that fetches instructions from memory - and executes them
 - So any calculation could be set up completely automatically – just choose the right sequence of instructions

We now formulate a set of instructions to effect this 4-way decision between $(\alpha) - (\delta)$.
 We state again the contents of the short tanks already assigned:

- 1.) $N n'_{(-20)}$ 2.) $N m'_{(-20)}$ 3.) $N x_{m'}$ 4.) $N y_{m'}$
- 5.) $N n_{(-20)}$ 6.) $N m_{(-20)}$ 7.) $N (\alpha)_{(-20)}$ 8.) $N (\beta)_{(-20)}$
- 9.) $N (\delta)_{(-20)}$ 10.) $N (\gamma)_{(-20)}$ 11.) $\dots \rightarrow \mathcal{C}$

Now let the instructions occupy the (long tank) words 1, 2, ... :

- 1.) $T_1 - \bar{5}_1$ 5.) $N m' - m_{(-20)}$
- 2.) $\bar{9}_1 \text{ s } \bar{7}_1$ 6.) $N \frac{1}{\beta}$
- 3.) $\sigma \rightarrow \bar{12}_1$ 7.) $N \frac{1}{\alpha}$
- 4.) $\bar{1}_1 - \bar{5}_1$ 8.) $N m - m_{(-20)}$
- 5.) $\bar{10}_1 \text{ s } \bar{8}_1$ 9.) $N \frac{1}{\beta}$
- 6.) $\sigma \rightarrow \bar{12}_1$ 10.) $N \frac{1}{\beta}$
- 7.) $\bar{2}_1 - \bar{6}_1$ 11.) $N m' - m_{(-20)}$
- 8.) $\bar{12}_1 \text{ s } \bar{12}_1$ 12.) $N \dots$
- 9.) $\sigma \rightarrow \bar{11}_1$ 13.) $N \dots$
- 10.) $\bar{11}_1 \rightarrow \mathcal{C}$ 14.) $N \dots$

for $m' = m$
 for $m' \leq m$
 for $m' = m$
 for $m' \leq m$
 for $m' = m$
 for $m' \leq m$
 for $m' = m, m' = m$
 for $m' < m, m' = m$
 i.e. for $\begin{pmatrix} \alpha \\ \beta \end{pmatrix} (\alpha)$, respectively.
 for $(\alpha), (\beta), (\gamma) (\delta)$, respectively.

- John von Neumann wrote his first "program" in 1945
- It's clear he had the stored program idea in mind
- It was a couple of years before a machine to do it was actually built

■ Knuth, D. E. 1970. Von Neumann's First Computer Program. ACM Comput. Surv. 2, 4 (Dec. 1970), 247-260.


19/7/98 - Kilburn Highest Factor Routine (amended) -

Instr.	C	26	26 ²	27	Line	01234	1345
-24 ⁵ C	-G ₁	-	-	-	1	00011	010
< 25			-G ₁		2	01011	110
-26 ⁵ C	G ₁				3	01011	010
< 27			-G ₁	G ₁	4	11011	110
-23 ⁵ C	a	T ₂₀₀	-G ₂	G ₂	5	11011	010
Subr. 27	a-b ₂				6	11011	001
Stop					7	-	011
All 20 till					8	00101	100
Subr. 26	T ₂				9	01011	001
< 25		T ₂			10	10011	110
-25 ⁵ C					11	10011	010
Stop					12	-	011
Stop	0	0	-G ₂	G ₂	13		111
-25 ⁵ C	G ₂	T ₂	-G ₂	G ₂	14	01011	010
Subr. 21	G ₂₊₁				15	10101	001
< 27	G ₂₊₁			G ₂₊₁	16	11011	110
-27 ⁵ C	-G ₂₊₁				17	11011	010
< 26			-G ₂₊₁		18	01011	110
22 ⁵ C	T ₂		-G ₂₊₁	G ₂₊₁	19	01101	000


or 000

- This is the first program to actually run!





Manchester Small-Scale Experimental Machine (SSEM), nicknamed Baby
Ran its first program on 21 June 1948 – the first program ever!




Manchester Small-Scale Experimental Machine (SSEM), nicknamed Baby Rebuilt for the 60th anniversary, now in in the Museum of Science and Industry in Manchester



John von Neumann
http://en.wikipedia.org/wiki/John_von_Neumann

John Backus
“Can Programming be
Liberated from the von
Neumann Style?” (1979)

www.post-gazette.com/pg/07080/771123-96.stm



The “von Neumann bottleneck”

The price to pay:

- **Stored-program mode was serial – one instruction at a time**
- How can we have our cake - and eat it?
 - **Flexibility and ease of programming**
 - **Performance of parallelism**

How to beat the “Turing Tax”



Alan Turing

[FOLLOW](#)

Reader, University of Manchester
Verified email at lsbu.ac.uk - [Homepage](#)


[Mathematics](#) [Computer Science](#) [Cryptography](#) [Artificial Intelligence](#) [Morphogenesis](#)

Cited by


[VIEW ALL](#)

	All	Since 2015
Citations	48417	15865
h-index	42	24
i10-index	99	54

TITLE	CITED BY	YEAR
Computing machinery and intelligence AM Turing Computers & Thought, 11-35	14382 *	1995
The imitation game AM Turing Theories of Mind: An introductory reader, 51	44287 *	2006
The chemical basis of morphogenesis AM Turing Bulletin of Mathematical Biology 52 (1), 153-197	13458 *	1952
The chemical basis of morphogenesis AM Turing Bulletin of Mathematical Biology 52 (1-2), 153-197	43372	1990
On computable numbers, with an application to the Entscheidungsproblem: A correction AM Turing Proceedings of the London Mathematical Society 43 (2), 544-546	11923 *	1937
On computable numbers, with an application to the Entscheidungsproblem AM Turing Proceedings of the London Mathematical Society 42 (2), 230-265	44767	1936
Systems of logic based on ordinals AM Turing Proceedings of the London Mathematical Society, Series 2 45, 161-228	1017	1939
Intelligent machinery AM Turing The Essential Turing, 395-432	897 *	1948
Intelligent machinery, a heretical theory (c. 1951) AM Turing The Essential Turing, 465-475	894 *	2004
Rounding-off errors in matrix processes AM Turing The Quarterly Journal of Mechanics and Applied Mathematics 1 (1), 287-308	521	1948
Computability and λ-definability AM Turing The Journal of Symbolic Logic 2 (4), 153-163	429	1937
Checking a large routine AM Turing The early British computer conferences, 70-72	418 *	1948



Alan Turing worked on a couple of projects in his career One of them was defeating Nazi Germany in WW2




Rotors

Lampboard

Keyboard

Plugboard

By Karsten Sperling, <http://spiff.de/photo> - Own work - Derivative of author/uploader's own work - This file was derived from: EnigmaMachine.jpg, Public Domain, <https://commons.wikimedia.org/w/index.php?curid=109561>



Geheime Kommandosache! Jede einzelne Tages-Schlüssel ist geheim. Mithin ist im Flugzeug verboten! Nr. 00190

Luftwaffen-Maschinen-Schlüssel Nr. 649

Achtung! Schlüsselmittel dürfen nicht unversichert in Feindeshand fallen. Bei Gefahr teils und freijetzt vernichten.


Wellenlänge	Tagesstellung	Städteverzeichnis										Benenngruppen							
		en für Umkehrstelle					am Schlüssel												
640 31	I V III	14 06 24				SZ	OT	DV	KU	FO	MY	EW	JN	IX	LQ	wny	dgy	exb	zsg
640 30	IV III II	05 26 02				IS	EV	MX	RW	DT	UZ	JQ	AO	CH	NY	kti	acw	zsi	wag
640 29	III II I	12 24 03	KM	AX	FZ	00	DJ	AT	CV	IO	ER	QS	LW	PZ	PH	ioc	acn	oww	wwd
640 28	II III V	06 08 16	DI	CN	BR	FV	CR	FV	A1	DK	OT	MQ	EU	DX	LP	grb	cid	ude	zsh
640 27	III I IV	17 03 07	LT	EQ	HS	UV	DY	IN	BV	GR	AM	LO	PP	HT	EX	waj	fbh	vct	uis
640 26	I IV V	17 22 19					VZ	AL	RT	KO	GO	E1	BU	DU	FS	xie	gbo	uev	ram
640 25	IV III I	08 25 12					TY	AS	OV	KV	JM	DR	HX	OL	CZ	kpi	rwl	vcl	tio
640 24	V II IV	05 18 14					QV	FR	AK	EO	DH	CJ	MZ	SX	ON	ebn	rwm	udf	tio
640 23	IV II I	24 12 04					PJ	ES	IM	RX	LV	AY	OU	BO	WZ	jqc	acx	mwe	wve
640 22	II IV V	01 09 21	JU	AS	DV	OL	RU	HL	PY	OS	OZ	DM	AW	CE	TV	jpw	del	nvo	yah
640 21	I V II	13 05 19	PT	OX	EZ	CH	DF	HO	QZ	AU	RI	SV	JL	OX	BE	jqc	cef	sof	wef
640 20	III IV V	24 01 10	MR	KN	BQ	PW	OK	FR	PH	WY	DL	GW	AE	TZ	J5	g1	idf	fpz	jwg
640 19	V III I	17 25 20					EJ	OY	IV	AQ	KW	FX	MT	FS	LU	isa	gbw	vcj	rxn
640 18	IV II V	15 23 26					IR	KZ	L5	EM	OY	QX	AP	JP	BU	mae	hzi	sog	ysi
640 17	I IV V	21 10 06					HM	JO	DI	NR	BY	XZ	OS	PQ	CT	tdp	dbb	fkb	uiv
640 16	V II III	08 16 13					DS	HY	MR	OW	IX	AJ	BQ	CO	IP	tdw	hvj	soh	wve
640 15	II IV I	01 03 07					OM	JR	KS	IV	HE	PJ	AX	BT	CQ	nmz	noa	tjv	xtk
640 14	IV I V	15 11 05	AI	BT	MV	HU	LN	IK	MS	QU	HW	PT	00	VX	FE	lrc	zbx	vbm	rxo
640 13	I III II	13 20 03					LY	AG	KM	BR	IQ	JU	HV	SW	ET	sgr	dzs	gjo	ryg
640 12	I V II	18 10 07					WU	EP	QZ	RX	AN	JT	DO	IL	PW	sdv	rkf	tjw	xtl
640 11	II IV III	02 20 15	RZ	OQ	CP	SX	KN	UY	HR	PW	PM	BO	EZ	QT	DX	JV	sea	rijy	soi
640 10	III V I	23 21 01					L8	IK	MS	QU	HW	PT	00	VX	FE	lrc	zbx	vbm	rxo
640 9	V I III	16 04 08					QY	B5	LN	KT	AP	IU	DW	HO	WV	edj	eyt	viz	dha
640 8	IV II V	13 19 25					UX	I2	NN	BK	OQ	CP	PT	JY	MR	lan	dgb	esj	tli
640 7	I IV II	09 03 22					DQ	OU	BW	NP	HK	AZ	CI	PO	JX	YV	lao	cft	zsk
640 6	III V I	11 18 14					WV	GL	OK	OQ	BI	FU	H5	FX	NW	BY	lju	cdt	lye
640 5	V II IV	23 02 25	IL	AP	EU	HO	WV	GL	OK	OQ	BI	FU	H5	FX	NW	BY	lju	cdt	lye
640 4	II IV I	04 21 09	QT	WZ	KV	OM	AC	BL	OZ	EK	QW	OF	SU	DH	JK	lsh	by	vcy	ujb
640 3	V I II	19 11 06	BP	NR	DX	CS	KR	MF	ON	BP	EH	DE	IV	AV	GJ	llo	lap	owd	lww
640 2	IV V III	16 14 02					BH	RO	PY	KQ	CP	OS	JW	AI	VZ	agd	bdy	lyf	xtd
640 1	III V II	23 12 10					DP	BM	NZ	CK	OY	HQ	AP	UY	SW	kgi	cdf	gjq	wuv

By German Luftwaffe during World War II - http://jproc.ca/crypto/enigma_keylist_3rotor_b.jpg, Public Domain, <https://commons.wikimedia.org/w/index.php?curid=44261334>

A complete and working replica of a bombe now at The National Museum of Computing at Bletchley Park, https://en.wikipedia.org/wiki/Alan_Turing

The “Turing Tax”

Discussion exercise



ON COMPUTABLE NUMBERS, WITH AN APPLICATION TO THE ENTSCHEIDUNGSPROBLEM


By A. M. TURING.

[Received 28 May, 1936.—Read 12 November, 1936.]

6. *The universal computing machine.*


It is possible to invent a single machine which can be used to compute any computable sequence. If this machine \mathcal{U} is supplied with a tape on the beginning of which is written the S.D of some computing machine \mathcal{M} , then \mathcal{U} will compute the same sequence as \mathcal{M} . In this section I explain in outline the behaviour of the machine. The next section is devoted to giving the complete table for \mathcal{U} .


15-STATE UNIVERSAL TURING MACHINE



Turing tax

- Alan Turing realised we could use digital technology to implement any computable function
- He then proposed the idea of a “universal” computing device – a *single* device which, with the right program, can implement any computable function *without further configuration*
- The “Turing Tax” is a term for the overhead (performance, cost, or energy) of universality in this sense
- That is, the performance difference between a special-purpose device and a general-purpose one
- **One of the fundamental questions of computer architecture is to how to reduce the Turing Tax**






- Hor. Sync + Blank
- Vert. Sync + Blank
- Sound
- BCD Score Counter
- BCD to 7 Digit
- 7 Digit to pixel
- Paddle 1 VPOS
- Paddle 2 VPOS
- Paddles HPOS
- Ball HPOS
- Ball VPOS
- Ball/Paddle Collision
- Ball Vert. Movement
- Net

- 5 Y INDICATES +5 VDC
- 1 ALL 0 FLIP FLOPS ARE 7410
- 2 ALL 1K FLIP FLOPS ARE 7411
- 3 ALL CAPACITORS IN MICROFARADS
- 4 ALL RESISTORS ARE IN OHMS UNLESS OTHERWISE SPECIFIED



NOTES: (UNLESS OTHERWISE SPECIFIED)

DESIGNED BY MARK	DATE 4-15-74		ATARI INCORPORATED 1400 Woodside Boulevard Folsom, California 95630
DESIGNED BY MARK	DATE 4-15-74		TITLE SCHEMATIC PONG 'E'
DESIGNED BY MARK	DATE 4-17-74	DRAWING NO. 0002326	REV. E




Block diagram for the first commercially-available microprocessor, Intel's 4004 (1971)

<https://sites.google.com/site/intelcsclab/Home/intel-4004>




2300 transistors



Circuit diagram for the first commercially-available microprocessor, Intel's 4004 (1971)

<https://www.4004.com/>



Masks for Intel's 4004 microprocessor <https://www.4004.com/>

Example: H.264 video encoder

	Perf. (fps)	Area (mm ²)	Energy/frame (mJ)
Intel (720x480 SD)	30	122	742
Intel (1280x720 HD)	11	122	2023
ASIC	30	8	4

- Intel's highly optimized, 2.8GHz Pentium 4 implementation of a 480p H.264 encoder versus a 720p HD ASIC.
- The second row presents Intel's SD data scaled to HD H.264.
- ASIC numbers have been scaled from 180nm to 90nm (*Hameed et al ISCA 2010*)




Fig. 2. Block diagram of the proposed H.264/AVC encoding system. Five major tasks, including IME, FME, IP, EC, and DB, are partitioned from the sequential encoding procedure and processed MB by MB in a pipelined structure.




Fig. 5. Block diagram of the low-bandwidth parallel IME engine. It mainly comprises eight PE-Array SAD Tree, and eight horizontally adjacent candidates are processed in parallel.




Fig. 11. Block diagram of the FME engine. There are nine 4x4-block PUs to process nine candidates around the refinement center. One 2-D Interpolation Engine is shared by nine 4x4-block PUs to achieve DR and local bandwidth reduction.




Fig. 6. M-parallel PE-array SAD Tree architecture. The inter-candidate DR can be achieved in both horizontal and vertical directions with Ref. Pels Reg. Array, and the on-chip SRAM bandwidth is reduced.




Fig. 12. Block diagram of 4x4-block PU. The 2-D Hadamard Transform Unit is fully pipelined with Residue Generators.

Tung-Chien Chen, Shao-Yi Chien, Yu-Wen Huang, Chen-Han Tsai, Ching-Yeh Chen, To-Wei Chen, and Liang-Gee Chen. 2006. Analysis and architecture design of an HDTV720p 30 frames/s H.264/AVC encoder. IEEE Trans. Cir. and Sys. for Video Technol. 16, 6 (September 2006), 673-688. DOI:https://doi.org/10.1109/TCSVT.2006.873163

- H.264 Is dominated by five stages
- Applied to a stream of macroblocks:
 - (i) IME: Integer Motion Estimation
 - (ii) FME: Fractional Motion Estimation
 - (iii) IP: Intra Prediction
 - (iv) DCT/Quant: Transform and Quantization and
 - (v) CABAC: Context Adaptive Binary Arithmetic Coding.







Figure 2. Each set of bar graphs represents energy consumption (μJ) at each stage of optimization for IME, FME, IP and CABAC respectively. Each optimization builds on the ones in the previous stage with the first bar in each set representing RISC energy dissipation followed by generic optimizations such as SIMD and VLIW, operation fusion and ending with “Magic” instructions

Figure 3. Each set of bar graphs represents speedup at each stage of optimization. Each optimization builds on those of the previous stage with the first bar in each set representing RISC speedup, followed by generic optimizations such as SIMD and VLIW, then operation fusion and finally “Magic” instructions

Pipelined MIPS Datapath with early branch determination



- Where is the “Turing Tax” here?
- That is – which bits are overhead due to the general-purpose nature of the processor, in contrast to a special-purpose digital design?

Turing tax: instructions

- Instruction fetch
 - Store instructions
 - Fetch them
 - Decode them
 - Maintain PC
 - Handle branches

 - Predict branches
 - Handle branch mis-predictions

Turing tax: data routing

- Forwarding is used to avoid stalls
- Forwarding is switched by multiplexors
- Which are determined by instruction decode

- We might not need all forwarding paths
- We might not need to switch them
- We might place the producer and consumer adjacently, so the wires can be shorter

Turing tax: register access

- Instructions use registers to pass values from one operation to the next
- Each time a register is used, we have to look the value up in the register file
- In a special-purpose machine, we'd use a piece of wire!

Turing tax: configurable ALU

- In our MIPS pipeline, the ALU function is controlled by a signal derived from decoding the instruction
- The ALU is a multipurpose unit – that can add, subtract, multiply etc
- In a special-purpose design we would only have the units we need
- and we'd have just the right number of each kind

Turing tax: avoidance?

**What can we do to avoid the
Turing Tax?**

Caches are “Turing Tax”

Discuss!

**The Turing Tax is irrelevant for
most applications**

Discuss!