The "Turing Tax" - reducing the interpretive bottleneck in computer architecture

UK Design Forum, Manchester, June 2025

Paul H J Kelly

Group Leader, Software Performance Optimisation

Department of Computing, Imperial College London

This talk includes work done by or influenced by:	David Ham (Imperial Maths), Andy Davison (Imperial Computing), Lawrence Mitchell (NVIDIA), Gerard Gorman (Imperial Earth Science Engineering), Peter Vincent (Imperial Aeronautics), Wayne Luk (Imperial Computing), Piotr Dudek (Manchester), Jim Whittaker (Huawei), Vassilios Chouliaras (Huawei), Martin Perger (Mentanerius), Sem Ainewerth (Edinburgh) and more
And affiliated postdocs/PhD students:	Berger (Montanarius), Sam Ainsworth (Edinburgh) and more Luke Panayi, Jacky Wong, Nicholas Fry, Shinjeong Kim, Edward Stow, Yuncheng Lu, Shuang Liang, Riku Murai, George Bisbas
And by group alumni:	Eduardo Carvalho (Valantis Labs), Marius Koch (NVIDIA), Navjot Kukreja (Senapt), Philippos Papaphilippou (U. Southampton), Edward Stow (TBC), Matthew Taylor, Sophia Vorderwuelbecke, Fabio Luporini (DevitoCodes), Graham Markall (NVIDIA), Florian Rathgeber (Google), Francis Russell (Quaisr), George Rokos (Intel), Tianjiao Sun (Orbit Markets), Thanasis Konstantinides (Cerebras), Carlo Bertolli (AMD), Doru Bercea (AMD), Michael Lange (ECMWF), Sajad Saeedi (UCL), Luigi Nardi (DBTune/Lund University), Navjot Kukreja (Senapt), Emanuele Vespa (Magic Leap), Miklos Homolya and more
And by collaborators:	Mike Giles (Oxford), Gihan Mudalige (Warwick), Istvan Reguly (Pazmany Peter, Hungary), Matt Piggott (Imperial ESE), Spencer Sherwin, Chris Cantwell (Imperial Aero), Michelle Mills Strout (University of Arizona/HPE), Chris Krieger (Maryland), Cathie Olschanowsky (Colorado State University), Bruno Bodin (Yale-NUS), Richard Veras, Ram Ramanujam (Louisiana State University), Doru Thom Popovici (LBL), Franz Franchetti (CMU), Jan Hückelheim (Argonne), Freddie Witherden (Texas A&M), Chris–Kriton Skylaris (Southampton) Ridgway Scott (U Chicago), Lluis Guasch (Imperial Earth Science Engineering)



Feynmann: plenty of room at the bottom

"...I do know that computing machines are very large; they fill rooms. Why can't we make them very small, make them of little wires, little elements – and by little, I mean little? For instance, the wires should be 10 or 100 atoms in diameter, and the circuits should be a few thousand angstroms across"

- >60 years of exponential progress since then
 - We're much closer to such limits
- Much debate about where they really lie
- What is clear is that we're a lot closer
- We are confronted more and more with fundamental physical concerns

https://en.wikipedia.org/wiki/There's _Plenty_of_Room_at_the_Bottom Particularly wrt communication latency, bandwidth and energy. (1959, talk at the American Physical Society)

Ferranti Pegasus (1956-59)



Moore's Law: "circuit density doubles every 18 months"

60 years =40x18months

So Moore's Law would predict 2⁴⁰= 10¹² increase

Cerebras CS-1 (2020)

 1.2×10^{12} transistors 400k cores **18GB SRAM** 17-20KW TDP s co-founder Sean Lie a the Scale Engine, Imag

Ferranti Computer Systems Ltd Pegasus valve computer circuit board, c. 1964 https://blog.sciencemuseum.org.uk/the-pegasus-computer/





- Alan Turing realised we could use digital technology to implement any computable function
- He then proposed the idea of a "universal" computing device – a single device which, with the right program, can implement any computable function without further configuration
- "Turing Tax", or "Turing Tariffs": the overhead (performance, cost, or energy) of universality in this sense
- The performance (time/area/energy) difference between a special-purpose device and a general-purpose one
- One of the fundamental questions of computer architecture is to how to reduce the Turing Tax





- Alan Turing realised we could use digital technology to implement any computable function
- He then proposed the idea of a "universal" computing device – a single device which, with the right program, can implement any computable function without further configuration
- "Turing Tax", or "Turing Tariffs": the overhead (performance, cost, or energy) of universality in this sense
- The performance (time/area/energy) difference between a special-purpose device and a general-purpose one
- One of the fundamental questions of computer architecture is to how to evade the Turing Tax





- Alan Turing realised we could use digital technology to implement any computable function
- He then proposed the idea of a "universal" computing device – a single device which, with the right program, can implement any computable function without further configuration
- "Turing Tax", or "Turing Tariffs": the overhead (performance, cost, or energy) of universality in this sense
- The performance (time/area/energy) difference between a special-purpose device and a general-purpose one
- One of the fundamental questions of computer architecture is to how to reduce the Turing Tariffs





•21





²⁴ Circuit diagram for the first commercially-available ⁱmicroprocessor, Intel's 4004 (1971)

So how big is the Turing Tax?

Suppose you have a job that you can do on a single CPU core

But you invest in a fully-specialised ASIC instead

How much faster?
How much smaller?
How much less energy?

Example: H264 encoding

2010 article: Hameed, Qadeer, Wachs, Azizi, Solomatnikov, Lee, Richardson, Kozyrakis & Horowitz: Understanding sources of inefficiency in generalpurpose chips. ISCA'10

Intel's hand-coded implementation of H.264 encoding for Pentium 4 for 1280x720 HD:

11fps
 122mm²

21

2023mJ/frame

ASIC implementation of H.264 encoding for 1280x720 HD:

30fps
8mm²
4mJ/frame

(Chen, Chien, Huang, Tsai, Chen, Chen, & Chen: Analysis and architecture design of an HDTV720p 30 frames/s H.264/AVC encoder. IEEE Trans. Cir. and Sys. for Video Technol. 16, 6 (September 2006))



Turing tariffs

- Fetch-execute is the original Turing tariff
- FPGAs pay Turing tariffs in the reconfigurable fabric
- Registers are a Turing Tariff
 - Because if we know the program's dataflow, we can use wires and latches to pass data from functional unit to functional unit

Memory

But if we can stream data from where it's produced to where it's used, maybe we don't need so much RAM?

Cache

If we know exactly when the reuse will occur, we can program movement to and from local fast memory explicitly

- Floating-point arithmetic:
 - If we know the dynamic range of expected values...

Turing tariffs – how architects pay

Fetch-execute, decode

JOHN L. HENNESSY DAVID A. PATTERSON

COMPUTER ARCHITECTURE

A Quantitative Approach

Registers, forwarding

Dynamic instruction scheduling, cracking, packing, renaming

Cache tags

Cache blocks

Cache coherency

Prefetching

Branch prediction

Speculative execution

Address translation

Basically the whole computer architecture textbook

- Store-to-load forwarding, write combining, address decoding, ECC, DRAM refresh
- Mis-provisioning: unused bandwidth, unusable FLOPs, under-used accelerators

M<

How architects avoid Turing tariffs

- SIMD: amortise fetch-execute over a vector or matrix of operands
- Predication, VLIW, EPIC, register rotation
- Macro-instructions: FMA, crypto, conflict-detect, custom ISAs
- Streaming dataflow: FPGAs, CGRAs, systolic arrays
- Circuit switching instead of packet switching
- DMA, long cache lines: move a lot of data with one instruction

- Non-temporal loads/stores, explicit prefetch instructions
- Scratchpads ("shared memory" in CUDA)
- Message passing, instead of cachecoherent shared memory

Texture caches, interpolation,

decompression

Fine-grain multithreading to avoid pipeline hazards, hide latency

And many more ideas.... Your ideas?

30

- Generating code to avoid the need for interpretive mechanisms in hardware:
- Vectorisation
- Static instruction scheduling
- Offloading
- Predication
- Message aggregation
- Synchronisation minimization

Generating code that is specialized for a specific purpose:

- Function inlining, type disambiguation, object inlining
- Specialisation: metaprogramming, JIT, metatracing



What about compilers?

The price you pay for coding in a generalpurpose language

When you could have used a DSL

2a

a ----





Computer architecture – the book



Computer architecture – the future?



Imperial College

London

- Where architectural efficiency is paramount

An Asymptotic Approach

Computer Architecture

(Statue is of Zeno of Citium, perhaps the patron saint of asymptotics)

58

Acknowledgements

Partly funded by

- UKRI On-Sensor Computer Vision EP/Y020499/1
- UKRI Reliable and Robust Quantum Computing EP/W03221X/1
- UKRI SysGenX: Composable software generation for system-level simulation at Exascale EP/W026066/1
- UKRI Efficient Cross-Domain DSL Development for Exascale EP/W007789/1
- EPSRC "PAMELA" Programme Grant (EP/K008730/1)
- UKRI Gen X: ExCALIBUR working group on Exascale continuum mechanics through code generation (EP/V001493/1)
- EPSRC "MAPDES" project (EP/I00677X/1)
- EPSRC "PSL" project (EP/I006761/1)
- Rolls Royce and the TSB through the SILOET programme
- EPSRC "PRISM" Platform Grants (EP/I006761/1, EP/R029423/1)
- EPSRC "Custom Computing" Platform Grant (EP/I012036/1)
- AMD, ARM, Arup, Codeplay, Huawei, IBM, Maxeler Technologies, Microsoft, VMWare